ABSTRACT: Powering concepts, such as serial powering and DC-DC conversion, are in development for the silicon trackers at sLHC to achieve an efficient power distribution with a minimum volume of cables. This paper will describe the serial powering scheme developed for the upgraded ATLAS pixel detector, with focus on the scheme architecture and on the main components involved: the Shunt-LDO regulator and the protection scheme. Issues connected to system aspects will be discussed, and the advantages in terms of material reduction provided by the proposed serial powering scheme will be presented.
n -1 n R I nV I Figure 1 . Schematical design of a SP scheme. The current is reduced by a factor n, where n is the number of modules in the chain, with respect to a parallel powering scheme where the same number of modules is powered by a constant voltage. Figure 2 . Schematical design of a parallel powering scheme.
modules as in the traditionally used powering schemes. Issues connected to system aspects such as AC-coupled module readout and HV distribution have to be considered as well. Based on the experience acquired with an alternative powering scheme for the ATLAS pixel detector [5] , a SP scheme is proposed for the upgrade of the ATLAS pixel detector at sLHC. The scheme architecture as well as its main elements will be discussed in this paper, after a brief description of the ATLAS pixel detector design for sLHC.
The ATLAS pixel detector at sLHC
The current design of the ATLAS pixel detector for sLHC foresees 4 to 5 barrel layers, and 6 disks per side in the foreward region. Given the different requirements, two dedicated developments are ongoing for the two innermost layers, and for the outer layers and disks respectively. The design of the inner layers requires advanced technologies to cope with the high rate and the radiation environment. For the outer layers and the disks which cover a very large area at lower radiation levels and particle rates, the main requirements are simplicity and reduction of construction costs and time. The idea is thus to extend the available hybrid pixel technology to large area detectors, i.e. identify and counteract main costs drivers.
As a consequence of this choice, the developement of a stave concept and of a first prototype for the outer layers is proceeding fast. Figure 3 illustrates the stave concept [6] . In the baseline design, modules consists of arrangements of 2 by 2 FE-I4 chips. 3 32 modules are mounted on each stave, 16 on the top and 16 on the bottom. Each stave quarter (i.e. 8 modules) is an electrical unit served by one stave cable and one End Of Stave (EOS) card. The stave cable is a multi-layer cable integrated in the stave structure with pre-bent tabs glued on the stave surface. A module flex with Figure 3 . Mechanical drawing of an outer layer stave of the ATLAS pixel detector at sLHC [6] . The stave is double sided with modules mounted on the top and on the bottom of the stave. pigtail connects to the tabs for electrical connection between the modules and the stave cable. The Detector Control System (DCS) and the GBTX [8] are mounted on the EOS card.
Serial powering architecture for the upgraded ATLAS pixel detector
Following the baseline stave concept for the ATLAS pixel detector outer layers at sLHC, a SP scheme is being developed for power units of 8 modules. The nominal current distributed to every SP chain is the current needed for one module (about 2.4A) plus some extra current needed by the regulator. On the module, the current is distributed in parallel to the 4 FE chips. In every chip two Shunt-LDO regulators convert the current to 1.5V and 1.2V, respectively used as the analog and digital supply of the FE-I4.
The Shunt-LDO is a new regulator concept developed for serial powered systems, which combines a shunt transistor and a Low Drop Out (LDO) voltage regulator (figure 4). Two prototypes demonstrated the working principle and showed the good performance of both the regulator standalone and of regulators placed in parallel or in series. A detailed description of the regulator, as well as characterization results for the first prototype are presented in [10] . The design of this regulator makes it very robust against process variations and mismatch, and allows safe parallel operation of the regulators. In addition, parallel operation of regulators generating different output voltages is possible. This is shown in figure 5 , where the I-V characteristic of two Shunt-LDO regulators connected in parallel generating Vout1 = 1.5V and Vout2 = 1.2V can be seen. Thanks to these features, the eight Shunt-LDO regulators on the module can be operated in parallel, thus adding significant redundancy to the scheme: should one regulator fail, the current can still flow in the other regulators and the chain is not interrupted. The Shunt-LDO is in fact also designed to be able to cope with increased supply currents (up to the maximum allowed shunt current of 0.6A).
A crucial point for the SP scheme is the efficiency of the regulator. For the 2 Shunt-LDO regulators in FE-I4 operating in parallel, three sources of inefficency have to be considered: (1) the dropout voltage of the LDO (V drop ), (2) the extra shunt current (I shunt ), and (3) the difference in the output voltages of the two regulators (∆V). As shown in table 1, the calculated nominal efficiency is 74%. Together with the regulator, the main component of the proposed SP scheme is the stave protection. One concern would be the injection of noise along the power line due to a mal-functioning module. This scenario has however been studied in great detail using artificial noise sources and has been found not to be critical [5] . As already explained, failures in the regulators are addressed by redundancy in the regulator connection at module level. Redundancy will be also added to the interconnection between modules and power lines, e.g. by making use of multiple wire bonds. Although these measures assure a very robust design, extra care has to be taken for possible worst case failures, in particular for the case of an open circuit fault in the current line which can cause overvoltage. A protection scheme featuring real time response is thus needed. Slow control is also desirable in order to have control over individual pixel modules.
The envisaged protection scheme embeds both features in a Module Protection Chip (MPC) (figure 6). The key element of the MPC is a bypass transistor (M bp ), which can be controlled independently by the DCS via an AC-coupled control line with rectifier (D1, D2, C), and by an over voltage protection circuit integrated in the chip itself (OV). In addition, the voltage across the modules can be monitored by the DCS via the AC-coupled control line when idle. As shown in figure 7 , each module will be equipped with its own MPC, so that the DCS can selectively turn the module on or off. In case of an open-circuit, the over voltage protection can react independently to protect the module, and the DCS can then switch off the module completely. As the MPC will be connected directly to the power lines on the module flex, a power on sequence can be defined in which the modules are powered one by one.
The MPC will be implemented in a commercial 130nm CMOS technology for radiation hardness. Simulations so far show that the bypass transistor should be a Dual Gate NMOS transistor with minimum length and width of 4.8mm, to withstand the maximum voltage across the module (2.5V), 4 and to shunt the maximum current (3.5A). For the slow control circuitry, the diodes D1 and D2 are implemented as PMOS transistors, and the capacitor C is the parasitic gate-source capacitor C GS of the bypass transistor (33pF). On the DCS side, a 100nF capacitor is used. A signal of 2.6V in a frequency range from 100k to 1MHz from the DCS can effectively turn on the bypass transistor: the current flows in the bypass transistor and the module voltage is 60mV. For the over voltage protection a silicon controlled rectifier is envisaged.
System issues connected to the SP scheme are considered as well. For the module readout, AC-coupling at the receiver input is proposed. This solution requires receivers with self-biased inputs and DC-balanced data. A self-biasing circuitry was integrated in FE-I4 for the LVDS receiver, whilst an external one can be used for the SLVS (Scalable Low Voltage Signaling) receiver in the GBTX. The clock is inherently DC-balanced, and the standard FE-I4 output data are 8b10b encoded. Only the commands are not DC-balanced. However, their transmission speed is only 40Mbps and the FE-I4 LVDS receiver is a rail-to-rail receiver which could accomodate some common mode shift due to non DC-balanced data. An alternative/fallback solution could be a link with feedback as in [5] . Table 2 . Material added in the active area of the detector by the serial powering scheme (SP) and by the independent powering scheme with DC-DC conversion (DC-DC) proposed for the upgraded ATLAS pixel detector. The material is expressed in percentage of radiation length, X 0 , per pixel layer. The HV connection and distribution to the serial powered modules can either be done pointto-point or by grouping together all modules in a SP chain to one HV power supply. In this case the total potential difference of the modules in the chain has to be taken into account because the common HV is referenced locally to the potential of each module. It is however expected that this will not be a severe issue as the module voltage is of only a few V. 5 To demonstrate the feasibility of the proposed SP scheme, an ATLAS pixel outer layer stave prototype will be built using dedicated stave cable and module flex for current routing in a SP fashion. Table 2 shows a comparison between the material added in the active area of the detector by the proposed SP scheme and by the other powering scheme under investigation for the ATLAS pixel detector at sLHC, i.e. independent powering with DC-DC conversion 6 [12] . For a power dissipation on the power lines of about 6% of the total stave power, as fixed by design for the scheme with DC-DC conversion, and given the different current conversion factors, SP allows a reduction of 50% in material. However, as already mentioned, the voltage drop and thus the losses on the cables are not fixed in a SP scheme. As shown in figure 8, more material can be saved in the active area of the detector by allowing slightly higher power densities.
Material reduction

Conclusions
A serial powering scheme is being developed for the ATLAS pixel detector at sLHC. The Shunt-LDO, a new regulator concept targeting serial powering needs, has been largely prototyped and tested, showing good performances. For operation in the new ATLAS pixel front-end chip, FE-I4, 5 Depending on the chosen powering scheme (section 4), the module voltage will be 1.7V (SP) or 3.5V (direct powering with DC-DC conversion). 6 This scheme foresees the use of a charge pump DC-DC converter [11] with conversion factor two integrated in FE-I4. A voltage regulator/first stage conversion will be placed on a patch panel about 14m away from the detector. The maximum allowed voltage drop between converter and regulator is 1V, of which 0.2V are on the stave cable. where two Shunt-LDO regulators generating different output voltages are placed in parallel, the calculated power efficiency is 75%. A protection scheme featuring slow control and fast response is developed, whose main element is the Module Protection Chip. As shown, in the active area of the detector the proposed SP scheme requires 50% less material than the independent powering scheme with DC-DC conversion which is also considered for the upgrade of the ATLAS pixel detector at sLHC.
